whereas in-situ vacuum annealing removes surface arsenic pile-up. After the atomic layer deposition of HfO 2 , native oxides were considerably reduced compared to that in as-received epi-layers, strongly suggesting the self-clean mechanism. Valence and conduction band offsets are measured to be 3.37±0.1eV, 1.80±0.3eV for In 0.53 Ga 0.47 As and 3.00±0.1eV, 1.47±0.3eV for In 0.52 Al 0.47 As, respectively.
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The ever increasing need for higher speed and lower power computing has pushed Si-based transistors to scale down to their limit. High mobility III-V compound semiconductors are being actively evaluated in research as one of the promising technology boosters which can enhance the metal-oxide-semiconductor field-effect-transistors (MOSFETs) performance not only by relying on scaling.
Among III-V semiconductor substrates, InGaAs and InAlAs have been used as a channel and barrier layer material and embraced the advantages of higher electron mobility and moderate bandgap as compared to Si [1] [2] [3] . In order to sustain a better gate capacitance scalability for metal-oxide-semiconductor (MOS) device application, high-k dielectrics have been deposited onto the III-V semiconductor substrates, such as GaAs and InGaAs [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] .
Compared to the elemental semiconductors such as Si and Ge, III-V semiconductors are likely to form extrinsic defects through surface antisite defects and high interface state density due to native oxide, which showed a strong relation to Fermi-level pinning at the interface [13, 14] . In order to prevent defect formation and Fermi-level pinning, various surface passivation techniques such as Si or Ge passivation [9] , sulfur passivation [12] , Ga 2 O 3 (Gd 2 O 3 ) passivation [10] have been proposed and demonstrated. However, Si and Ge are incorporated as dopants in III-V semiconductor substrate and alter the doping profile.
Moreover, Si, Ge, and Ga 2 O 3 passivation layers thicken the high-k gate dielectric with low-k interfacial layers, decreasing the effective dielectric constant of the gate dielectric stack thus preventing oxide physical thickness scaling to a reasonable range. Sulfur passivation is not stable at high thermal budget process [12] . SRPES has large advantages in terms of high energy resolution and surface sensitivity. By utilizing SRPES, valence band (VB) offset was extracted by reading difference between VB maximum of bulk substrate and HfO 2 . Ga 3d and In 4d core level spectrum peaks were used as reference peak positions to align substrate and HfO 2 spectra as shown in Fig. 1 for InGaAs and InAlAs, respectively. The details of VB offset extraction by SRPES were described in our previous works [11, 12] . Figure 1 (a) and (d) show the aligned Ga 3d/In 4d and VB spectra for InGaAs and In 4d and VB spectra for InAlAs, respectively.
From Fig. 1 (a) and (d), VB offset for InGaAs and InAlAs to HfO 2 were determined to be 3.37 ± 0.1eV and 3.00 ± 0.1eV, respectively, The HfO 2 bandgap was extracted from oxygen energy loss spectra [11, 12] as shown in Fig. 1 
(a) (iii) -(iv)
. In turn, surface elemental As-As bonding appeared after AsO x reduction. In order to remove remaining native oxide and elemental As, in-situ ultrahigh vacuum (UHV, base pressure is 10 -9 Torr)
annealing at 400 o C was conducted in SRPES chamber. As a result, all native oxides were completely removed as shown in Fig. 3 (a) (v) -(vi). This was confirmed by observing surface-shift of Ga and In peaks in Fig. 3 (a) (v) and (vi) which were reported previously in oxide-free surface [15, 16] . In addition, elemental As was also completely desorbed as shown in Fig. 3 (a) (vi) .
In the case of InAlAs substrates, almost similar results were obtained for In and As spectra as shown 5 in Fig. 3 (b) , except that for AlO x . Although hydrophobic surface was confirmed after HF and HCl wet surface cleaning, AlO x was still detected which suggested the surface Al was immediately oxidized by residual oxygen in argon glove box after wet chemical treatment or through the distilled water. After UHV annealing, more AlO x was grown as shown in Fig. 3 (b) intentionally left in order to examine the transition of native oxides before and after ALD process. No wet surface cleaning was conducted prior to ALD HfO 2 deposition. In order to expose the interface, step-by-step wet etch-back of 10nm-thick HfO 2 was conducted by using dilute HF and carefully monitoring surface spectra [12] . Fig. 4 (a) and (b) shows the etch-back profile of HfO 2 on InGaAs and InAlAs.
After 55 and 57sec etch, Ga 3d and In 4d peak feature appeared in HfO 2 /InGaAs and HfO 2 /InAlAs stack, respectively. It should be noted that very thin HfO 2 was left in order not to etch the interfacial layer by dilute HF. Once the substrate peaks are detected, the interface was scanned by SRPES.
At the interface of HfO 2 /InGaAs, the amount of native GaO x , InO x and AsO x appear to be significantly reduced from the initial as-received substrates and surface elemental As-As bonding appears, as shown in 
